The company develops processors for a myriad of applications worldwide including applications such as industrial, wireless, consumer, etc. They currently have a need for an experienced Engineer to focus on synthesis and STA for processors. A brief description is as follows.
The successful candidate will be responsible for Design Implementation (Synthesis/STA/Timing closure) of 32-bit controllers. The role will include driving and optimizing synthesis, power optimization, static timing analysis, and logic verification using an industry leading ASIC design flow. It will require a proactive candidate with a proven record of success in cross functional and cross site team environment. The candidate is required to drive and enhance Synthesis, Static Timing and Power Optimization methodologies, for the MCU32 silicon design group.
At least 8 years of experience in ASIC implementation activities such as synthesis and STA.
Top level and block level Synthesis and timing closure ownership for 32-bit Microcontroller designs.
Drive SoC timing budgets, develop timing constraints, power optimization, and timing closure sign-off activities.
Work closely with digital, analog, and physical design teams to optimize for performance, power, and area.
Drive low power implementation and optimization methodologies using UPF/CPF
Drive Formal Verification (logic equivalency) flows for the designs Develop and maintain RTL-to-Netlist tool flows and methodologies.
Good exposure to Synopsys tools such as design compiler, primetime and formality
Good inter personal skills and able to interact well with other members in the functional teams of the business unit.
Good communication skills.
Preferred Requirements: Prefer 10-12 years of experience in ASIC implementation tasks.
Participate in Library and Memory IP selection (bench-marking/evaluations), characterization, and configuration.
Participate in SoC development planning and scheduling.
Assist in the validation and debug silicon products in support of release to production.
Experienced in automating flows. Good scripting skills (TCL/Perl)
Experienced in timing closure and sign-off activities with high speed IOs.
Familiarity with physical design flows and assist the physical design team when required.
Interact with tool vendors and debug tool related or IP related issues independently.
$100,000 - $130,000
Bachelor of Science